Gate Bias Stress in Pentacene Field-Effect-Transistors: Charge Trapping
  in the Dielectric or Semiconductor by Häusermann, Roger & Batlogg, Bertram
ar
X
iv
:1
10
6.
46
36
v2
  [
co
nd
-m
at.
mt
rl-
sc
i] 
 4 
Au
g 2
01
1
Gate Bias Stress in Pentacene Field-Effect-Transistors: Charge Trapping in
the Dielectric or Semiconductor
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Gate bias stress instability in organic field-effect transistors (OFETs) is a major conceptual and device issue.
This effect manifests itself by an undesirable shift of the transfer characteristics and is associated with long
term charge trapping. We study the role of the dielectric and the semiconductor separately by producing
OFETs with the same semiconductor (pentacene) combined with different dielectrics (SiO2 and Cytop). We
show, it is possible to fabricate devices which are immune to gate bias stress. For other material combinations,
charge trapping occurs in the semiconductor alone, or in the dielectric.
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Charge trapping in organic field-effect transistors
(OFETs) happens on various time scales. Trapping due
to gate bias stress is a relatively slow process which takes
place on the timescale of fractions of seconds up to sev-
eral days, posing a challenge to the experiment as well
as the conceptual understanding. Previous studies pro-
duced OFETs with a gate bias stress stability comparable
to that of a-Si thin-film-transistors (TFT)1.
Several mechanisms have been proposed to explain the
threshold-voltage shift under gate bias stress: (i) trap-
ping of charges in the bulk of the semiconductor2, (ii)
trapping in disordered areas of the semiconductor3, (iii)
trapping in regions in-between crystalline grains of the
semiconductor4, (iv) trapping in states at the semicon-
ductor/dielectric interface5 and (v) formation of bipo-
larons in the semiconductor6,7 as summarized by Sharma
et al.8. From temperature dependent measurements gate
bias stress effects were found to be thermally activated
with a comparable activation energy of Eτ ≈ 0.6 eV
over a wide range of organic materials9. This has been
taken as an indication that the underlying process is the
same for all tested organic materials. Recently, charges
have been shown to be trapped in the SiO2 as the gate
dielectric10. Although the mechanism behind this trap-
ping is still unclear, Sharma et al.8,11 explain it by a pro-
ton migration mechanism involving water, whereas Lee
et al.12 assume direct drift/diffusion of holes into the di-
electric.
Here we present a comparative study of OFETs with ei-
ther SiO2 or Cytop (a highly hydrophobic fluoropolymer)
as dielectric and with pentacene thin-films or single crys-
tals as semiconductor. The focus is on a quantitative
measurement of the threshold voltage shift ∆Vth over an
extended time range (10−1 to 103 s) in response to an
applied gate voltage. By combining the semiconductor
either in thin-film or single crystal form with the two
different gate dielectrics, charge trapping can either be
completely suppressed in the OFET, or it occurs (a) in
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FIG. 1. The influence of the Gate Bias Stress on the threshold
Voltage Vth has been measured in two ways: (i) the decrease
of Id(t) over time has been measured, (ii) Vth has been calcu-
lated from the shift of the transfer curve over time. These two
methods agree with each other in determining the threshold
voltage shift ∆Vth.
the semiconductor or (b) in both the semiconductor and
the dielectric.
Usually the threshold voltage shift ∆Vth(t) is analyzed
by measuring transfer curves at various times. With a
gate bias applied in between. This straightforward mea-
surement has some drawbacks, however: Firstly, it is
slow, therefore information about the first few, or even
fraction of seconds is not accessible. Secondly, some de-
vices, especially thin-film-transistors (TFTs) do not show
a linear regime and thus deriving a threshold voltage is
not straightforward, even as the transfer curve clearly
shifts.
Therefore we use a different method to measure the gate
bias stress influence over time. Instead of measuring a
full transfer curve, the evolution of the drain current Id is
measured at a certain applied gate voltage Vg and source-
drain voltage Vd
13. The decrease of Id(t) over time can
be translated into a shift of the transfer curve (and there-
fore Vth). These two methods give the same result (Fig.
1). A “relative threshold voltage shift” ∆Vth∆Vth,max is used
to compare different devices. ∆Vth,max is given by the
difference between the initial threshold voltage Vth(t=0)
and the applied gate bias Vg,appl.
The 3 devices, differing in their semiconductor/dielectric
2FIG. 2. Different mechanism at work resulting in gate bias stress effects. This compilation of graphs show the device setup
(first row), the measured transfer curves (middle row) and the drain current Id(t) or relative threshold voltage shift over time
(bottom row).
Device A: (Ci=6.6×10
−5 F/m2) Transfer curves at various temperatures before and after stress do not show any gate bias
stress effects. The same for the measurement of the drain current. Id(t) is stable over the measured time with a slight increase
which is attributed to self heating of the device.
Device B: (Ci=7.4×10
−5 F/m2) Shows a gate bias stress effect in the transfer curves. The time and temperature dependent
measurement of the relative threshold voltage shift (bottom row) shows this effect to strongly depend on temperature. After
exposure to ambient air for 1 hour, the underlying process for long term charge trapping completely changes and becomes
temperature independent.
Device C: (Ci=1.3×10
−4 F/m2) Also shows gate bias stress visible in the transfer curve and the time/temperature dependent
measurement. After exposure to air, the the gate bias stress effect stays strongly temperature dependent.
combination, are shown in figure 2. Device A is a flip-
crystal OFET14,15 with Cytop as the gate dielectric16,17
and the crystals grown according to Kloc et al.18. For
Devices B and C, the pentacene thin-films and the gold
contacts have been evaporated in 10−7 mbar vacuum,
the devices are transferred to the attached probe station,
where they can be exposed to various atmospheres in a
controlled way: in this study 1 hour of air at 0.2 bar was
chosen. The single crystal device has been exposed to
ambient air during sample preparation.
The devices have been analyzed as follows: A transfer-
curve has been measured using a series of short Vg pulses
(50 ms) in order to minimize the stress. Afterwards the
source-drain current, Id(t), has been measured at a fixed
Vg and Vd. At the end, again a pulsed transfer-curve
has been measured, with a Vg offset between two pulses
equal to the previously applied gate bias during stress-
ing, to check that the shape of the transfer curve has
been conserved. We repeat these series of measurements
at several temperatures. In addition the transfer charac-
teristics are the basis for calculating the trap density-of-
states (trap DOS) in the band-gap using a FET simulator
developed by Oberhoff et al.19, applied to other OFET
configurations previously20–22.
For Device A, the single crystal OFET, most signif-
icantly no gate bias stress effect is visible after stress-
ing for 17 minutes at Vg=-20 V. Even when monitor-
ing the source-drain current during applied gate voltage
(Fig. 2 bottom) no reduction of the current is seen which
would indicate stress effects. The hole mobility is ≈ 0.6 -
0.7 cm2/Vs at room temperature. Additionally the trap
DOS is very low (Fig. 3). Therefore, the combination of
Cytop together with a pentacene single-crystal results in
an extremely good interface16,23, and long term charge
3FIG. 3. Comparison of different trap density-of-states for the
3 devices as calculated from transfer curves taken at different
temperatures. The two thin-film devices have essentially the
same trap DOS, whereas in the single crystal OFET the trap
DOS is one to two orders of magnitude lower.
trapping is effectively suppressed in the dielectric. Ob-
viously, no long term charge trapping occurs in the pen-
tacene crystal either.
Device B, consisting of polycrystalline thin-film evap-
orated onto Cytop dielectric, shows gate bias stress ef-
fect. The extensive study of ∆Vth(t) reveals long term
charge trapping to be strongly temperature dependent
when the device is always kept in vacuum. From Device
A we learned that charges are not trapped in the Cytop,
and thus in Device B it occurs in the polycrystalline pen-
tacene thin-film. Exposing Device B to air causes several
changes. The mobility approximately doubles from 0.08
to 0.15 cm2/Vs. Turn-on and threshold voltage Vth(0)
are significantly reduced. A more peculiar effect after
exposure to air is seen when analyzing the temperature
dependence of ∆Vth(t): the gate bias stress effect be-
comes essentially independent of temperature.
Device C shows similar turn-on behavior as Device B
except at a much lower initial threshold voltage. Again
∆Vth due to gate bias stress is clearly visible in the trans-
fer curves as well as in the threshold voltage shift over
time. In passing, we note ∆Vth(t) to be stronger by a
factor of 2 in Device C compared to Device B. Exposure
to air increases the mobility (0.1 to 0.15 cm2/Vs) and
shifts the transfer curves to lower gate voltage. After ex-
posure to air, the relative threshold voltage shift remains
temperature dependent, in contrast to Device B, where
the temperature dependence vanishes after exposure to
air.
For further discussion, we would like to point out that
the mobilities in the two thin-film devices are essentially
identical and the trap DOS is similar too (Fig. 3). Thus
from the conduction measurements before and after ex-
posure to air these two films behave the same. Therefore
it appears that whatever their morphological differences
may be, they have no effect on the DC properties. Addi-
tionally, as Miyadera et al.24 have found, the morphology
of a pentacene film does not significantly change the long
term trapping dynamics, thus the distinctly different be-
havior between Device B and C can not be attributed to
a different film morphology.
The shift of the initial threshold voltage after expo-
sure to air in Devices B and C is due to filling of charge
traps, where oxygen acts as a hole donor. This shift
is the same for Device B and C, in terms of induced
charge (5×1018 e/cm3), assuming a channel thickness of
1.5 nm. This is in quantitative agreement with the anal-
ysis by Kalb et al.25, where trap states were created in
the band gap due to oxygen exposure. Therefore, since
long term charge trapping in devices with SiO2 is known
to be due to trapping in the SiO2
10, exposure to oxygen
which alters the semiconductor only, does not change this
mechanism significantly. But in devices where long term
charge trapping occurs in the semiconductor, changes of
the semiconductor due to oxygen exposure can be ex-
pected to alter this mechanism. This is exactly what has
been observed as the difference between Device B and C.
In Summary we have shown that it is possible to fab-
ricate OFETs using Cytop and pentacene single crystals
which do not show gate bias stress effects and have a very
low trap density. The device with pentacene thin-films
on Cytop does show gate bias stress effects which is due
to trapping of charges in the semiconductor. When this
device is exposed to air, the gate bias stress effect be-
comes temperature independent which is an additional
hint of the different origin of the charge trapping mech-
anism when compared to the OFET with SiO2 as gate
dielectric. Therefore we conclude that long term charge
trapping occurs in the semiconductor thin-film if charge
trapping in the dielectric is suppressed.
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